

香港中文大學

The Chinese University of Hong Kong

# CENG3430 Rapid Prototyping of Digital Systems Lecture 07: Rapid Prototyping (I) – Integration of ARM and FPGA

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

## High-level Language vs. HDL









### Outline




- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
  - Case Study: Software Stopwatch
    - IP Block Design (Xilinx Vavido)
      - ① IP Block Creation & AXI Interfacing
      - ② IP Integration
      - ③ HDL Wrapper
      - ④ Generate Bitstream
    - ARM Programming (Xilinx SDK)
      - S ARM Programming
      - 6 Launch on Hardware

# **Zynq Features**




- The defining features of Zynq:
  - Processing System (PS): Dual-core ARM Cortex-A9 CPU
  - Programmable Logic (PL): Equivalent traditional FPGA
  - Advanced eXtensible Interface (AXI): High bandwidth, low latency connections between PS and PL.
    - <u>PS and PL can each be used for what they do best</u>, <u>without</u> the overhead of interfacing between PS and PL.



# **Rapid Design Flow with Zynq**






# Key: Hardware/Software Partitioning



PS and PL can each be used for <u>what they do best</u>.




CENG3430 Lec07: Integration of ARM and FPGA

# Prototyping with FPGA: PL Only



- However, so far, our designs are implemented <u>only</u> using the programmable logic of Zynq with VHDL.
  - It is usually hard to implement complicated logic or software.



CENG3430 Lec07: Integration of ARM and FPGA

# **Rapid Prototyping with Zynq: PS + PL**

Software

Applications


**Operating System** 

access PL peripherals

via **EMIO** 

### **PS for Software**:

general purpose sequential tasks,



# side peripheral communication, etc.

CENG3430 Lec07: Integration of ARM and RGA


LEDs

PL-side

S 2

## Advanced eXtensible Interface (AXI)





• **AXI** offers a means of **communication** between the processor and **IP blocks/cores** of an FPGA design.

# **Prototyping Styles with Zynq ZedBoard**

ZYN	Xilinx SDK (C/C++)	Bare-metal Applications	Applications	<b>SDK</b> (Shell, C, Java, …)	
			Operating System	Process System	
		Board Support Package	Board Support Package	(PS)	
				hardware	
Xilinx Vivado (HDL)	Programmable Logic Design	Hardware Base System	Hardware Base System	Program Logic	
	<b>Style 1)</b> <b>FPGA (PL)</b> VHDL or Verilog Programming	Style 2) ARM + FPGA ARM Programming & IP Block Design	Style 3) Embedded OS Shell Script & sysfs EMIO GPIO	(PL)	
	Lesoz late motion of ADM or			4.0	

## Outline



#### Rapid Prototyping with Zynq

### Rapid Prototyping (I): Integration of ARM and FPGA


Case Study: Software Stopwatch

- IP Block Design (Xilinx Vavido)
  - ① IP Block Creation & AXI Interfacing
  - ② IP Integration
  - ③ HDL Wrapper
  - Generate Bitstream
- ARM Programming (Xilinx SDK)
  - **S** ARM Programming
  - 6 Launch on Hardware

# Integration of ARM and FPGA



- To integrate ARM and FPGA, we need to do:
  - ① IP Block Design on Xilinx Vivado using HDL
  - ② **ARM Programming** on Xilinx SDK using C/C++



# Intellectual Property (IP) Block



- IP Block (or IP Core): a hardware specification used to configure the logic resources of an FPGA.
- IP is crucial in FPGA and embedded system designs.
  - IP allows system designers to pick-and-choose from a wide array of pre-developed, re-useable design blocks.
  - IP saves development time, as well as provides guaranteed functionality without the need for extensive testing.



# Hard vs. Soft IP Block



- Hard IP Block: Permit <u>no</u> realistic method of modification by end users.
  - Firm IP Block: An IP block already <u>undergone full synthesis</u>, place and route design flow for a targeted FPGA/ASIC.
    - It is one method of delivery for hard IP targeting at FPGA designs.
- Soft IP Block: <u>Allow</u> end users to customize the IP by controlling the synthesis, place and route design flow.
  - The highest level of soft IP block customization is available when the source HDL code is provided.
  - Soft IP block can be also provided as a gate-level netlist.

# **Sources of IP Block**



- IP Libraries: Xilinx provides an extensive catalogue of soft IP cores for the Zynq-7000 AP family.
  - Ranging from building blocks (such as FIFOs and arithmetic operators) up to fully functional processor blocks.
- **Third-party IP** is also available, both commercially and from the open-source community.
- **IP Creation**: The final option is to create by yourself.
  - The most traditional method of IP creation is for it to be developed in HDLs (such as VHDL or Verilog).
  - Recently, other methods of IP creation have also been introduced to Vivado, such as High Level Synthesis (HLS).

# **Steps of ARM-FPGA Integration**



### • PART 1: IP Block Design (Software: Xilinx Vivado)

- ① Create and Package the PL logic blocks into intellectual property (IP) block with AXI4 Interface.
  - With AXI4, data can be exchanged via shared 32-bit registers.
- Integrate the <u>customized (or pre-developed) IP block</u> with <u>ZYNQ7 Processing System (PS)</u> via IP Block Design.
  - Vivado can auto-connect IP block and ARM core via AXI interface.
- ③ Create HDL Wrapper and Add Constraints to automatically generate the HDL code (VHDL or Verilog).
- ④ Generate and Program Bitstream into the board.
- PART 2: <u>ARM Programming</u> (Software: Xilinx SDK)
  - ⑤ Design the bare-metal application in C/C++ language.
  - **6** Launch on Hardware (GDB): Run the code on ARM core.

## Outline




### Rapid Prototyping with Zynq

- Rapid Prototyping (I): Integration of ARM and FPGA
  - Case Study: Software Stopwatch
    - IP Block Design (Xilinx Vavido)
      - ① IP Block Creation & AXI Interfacing
      - ② IP Integration
      - ③ HDL Wrapper
      - Generate Bitstream
    - ARM Programming (Xilinx SDK)
      - **S** ARM Programming
      - 6 Launch on Hardware

## **Recall Lab 05: Driving PmodSSD**





entity sevenseg is								
port( <b>clk</b> :	in STD_LOGIC;							
switch :	in STD_LOGIC_VECTOR (7 downto 0);							
btn :	in STD_LOGIC;							
ssd :	out STD_LOGIC_VECTOR (6 downto 0);							
sel :	out STD_LOGIC );							
end sevenseg;	underline: external I/O pins							

• *Task: Count down from the input number* (*XY*) *to* (00) CENG3430 Lec07: Integration of ARM and FPGA


# Hardware vs. Software Stopwatch



- In Lab 05, what we've done is a hardware stopwatch in which the FPGA (PL) is responsible for <u>both</u>:
  - Hardware: Interfacing with the user via switch and btn.
  - Software: Generating the time to be shown on ssd and dealing with different user inputs.
- In Lab 07, we will design a software stopwatch through ARM-FPGA integration as follows:
  - Hardware: FPGA (PL) is <u>only</u> responsible for hardware interfacing with the user via <u>switch</u>, <u>btn</u>, and <u>led</u>.
  - Software: ARM (PS) is responsible for generating the values to be shown on ssd and led, and dealing with different user inputs or events.
    - By ARM programming, an even more complicated control logic can be realized in an easier way.

# Lab07: Design Specification (1/2)





# Lab07: Design Specification (2/2)



- We need <u>five</u> AXI slave registers (s\_slv\_reg0~4) for <u>exchanging data between ARM and FPGA</u>:
  - The ARM processor reads the input value from the switches and the buttons, as well as a 1 KHz timer signal.
    - s\_slv\_reg2: Switch input
    - **s\_slv\_reg3**: Button input
    - s\_slv\_reg4: 1 KHz clock divided from 1 MHz clk of PL.
  - The C program runs on the ARM processor, calculates the stopwatch's time based on the data input, generates values to be displayed on the 7-segment displays and the LEDs, and sends the data back to the FPGA for display.
    - **s\_slv\_reg0**: SSD output
    - s\_slv\_reg1: Led output

## Outline



### Rapid Prototyping with Zynq

- Rapid Prototyping (I): Integration of ARM and FPGA
  - Case Study: Software Stopwatch

#### • IP Block Design (Xilinx Vavido)

- ① IP Block Creation & AXI Interfacing
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream


#### • ARM Programming (Xilinx SDK)

- S ARM Programming
- 6 Launch on Hardware

# **Recall: Integration of ARM and FPGA**



- To integrate ARM and FPGA, we need to do:
  - ① IP Block Design on Xilinx Vivado using HDL
  - ② **ARM Programming** on Xilinx SDK using C/C++



# **① IP Block Creation**



### • IP Block Creation in HDL

- Hardware description languages (HDLs), such as VHDL and Verilog, are specialized programming languages.
  - HDLs describe the operation and structure of digital circuits.
- The ability to create IP cores in HDL allows you the maximum control over the functionality of your peripheral.

### • IP Block Creation in Vivado High-Level Synthesis

- Vivado HLS is a tool provided by Xilinx.
- HLS is capable of <u>converting C-based designs into RTL</u> <u>design files for implementation</u> of Xilinx All Programmable devices (see Lecture 09).
  - C-based Designs: C, C++, or SystemC
  - RTL Designs: VHDL, Verilog, or SystemC

# **① IP Block Creation**



 According to our design specification, we need to have five AXI registers for exchanging data:


Peripheral D	Package New IP  retails me, version and description for the new peripheral		Create and Package New IP Add Interfaces Add AXI4 interfaces supported I	by your peripheral	E Regari Gannara		
Name:	stopwatch_controller		Enable Interrupt Support	+-	Name	S00_AXI	0
Name:	stopwatch_controller			Interfaces	Interface Type	Lite	-
Version:	1.0	2			Interface Mode Data Width (Bits) Memory Size (Bytes	Slave	-
Display name:	stopwatch_controller_v1.0					32	-
Description:	My new AXI IP					64	-
IP location:	D:/Lab6/ip_repo		stopwatch_controller_v1.0		Number of Registers	5	[4512]
Vorwrite	existing		stopwaren_controller_vino				

- Two .vhd files will be generated automatically:
  - stopwatch\_controller\_v1\_0.vhd: This file instantiates the AXI-Lite interface and contain the stopwatch functionality.
  - stopwatch\_controller\_v1\_0\_S00\_AXI.vhd: This file contains only the AXI-Lite bus functionality.

# **① AXI Interfacing**




- IP blocks designed in HDL are communicated the processing system (PS) via an AXI interface.
  - Vivado will *auto-create* the following source files for editing:
    - <peripheral>\_<version>.vhd: the top-level module defines the design interface, lists connections and ports for the AXI interface, as well as implements the functionality of user-defined entities.
    - <peripheral>\_<version>\_<AXI\_instance>.vhd: describes an instance of AXI interface for this IP block for integrating into PS.



## **Design Specification**





## stopwatch\_controller\_v1\_0\_S00\_AXI.vhd (1/2)

 Vivado will auto-declare slave registers (as internal signals) based on the number entered by users:

---- Signals for user logic register space example

---- Number of Slave Registers 5 signal slv\_reg0: std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0); signal slv\_reg1: std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0); signal slv\_reg2: std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0); signal slv\_reg3: std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0); signal slv\_reg4: std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);

#### • But we still need to define ports for these registers:

-- Users to add ports here

s\_slv\_reg0: out std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);

- s\_slv\_reg1: out std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);
- s\_slv\_reg2: in std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);
- s\_slv\_reg3: in std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);
- s\_slv\_reg4: in std\_logic\_vector(C\_S\_AXI\_DATA\_WIDTH-1 downto 0);
- -- User ports ends

# stopwatch\_controller\_v1\_0\_S00\_AXI.vhd (2/2)

 Then we interconnect the internal slave registers and the user-defined ports:

```
-- Add user logic here

s_slv_reg0 <= slv_reg0; 	SSD output

s_slv_reg1 <= slv_reg1; 	LED output

slv_reg2 <= s_slv_reg2; 	Switch input

slv_reg3 <= s_slv_reg3; 	Button input


slv_reg4 <= s_slv_reg4; 	Timer input

-- User logic ends
```

- Besides, we also need to disable/delete some autogenerated "write logic" for slv\_reg2 ~ slv\_reg4 (i.e., switch, button, and timer), since:
  - Their values would be *read-only* from the FPGA, and
  - The application (stopwatch.c) <u>cannot</u> change their values.
     (Note: Please refer to the lab sheet for detailed instructions.)

## **Design Specification**





# stopwatch\_controller\_v1\_0.vhd (1/3)



- Next, we complete the stopwatch functionality:
  - 1) We first define ports in entity of stopwatch\_controller\_v1\_0:
    - -- Users to add ports here
    - clk : in std\_logic;
    - btn : in std\_logic\_vector(4 downto 0);
    - switch : in std\_logic\_vector(7 downto 0);
    - ssdcat : out std\_logic;
    - ssd : out std\_logic\_vector(6 downto 0);
    - led : out std\_logic\_vector(7 downto 0);
    - -- User ports ends
  - 2) The following changes should be also made:
    - Add generic parameters (if any),
    - Add ports in component of stopwatch\_controller\_v1\_0\_S00\_AXI,
      - Since we define new ports for the five registers in \*AXI.vhd
    - Add other user-defined components (if any), and
    - Add required internal signals for user logic and functionality.

(Note: Please refer to the lab sheet for more detailed instructions.) CENG3430 Lec07: Integration of ARM and FPGA

## stopwatch\_controller\_v1\_0.vhd (2/3)



- Next, we complete the stopwatch functionality:
  - 3) Then we create and connect stopwatch\_AXI and ssd\_controller components in the architecture body of stopwatch\_controller\_v1\_0 as follows:

stopwatch\_controller\_v1\_0\_S00\_AXI

```
port map (
    -- Users to add port map
    s_slv_reg0 => slv_reg0,
    s_slv_reg1 => slv_reg1,
    s_slv_reg2 => slv_reg2,
    s_slv_reg3 => slv_reg3,
    s_slv_reg4 => timer,
    -- User port map ends
```

• • •

CENG3430 Lec07: Integration of ARM and FPGA

```
-- Add user logic here

ssd_controller
generic map (
    cat_period => C_MS_LIMIT )
port map (
    clk => clk,
    value => ssd_value,
    ssd => ssd,
    ssdcat => ssdcat );
```

Note: VHDL allows the designer to parametrize the entity during the component instantiation via **generic map**. It is used here to indicate the value for counting 1 ms in ZedBoard.

## stopwatch\_controller\_v1\_0.vhd (3/3)



• Next, we complete the stopwatch functionality:


4) Last, we implement the stopwatch logic in the architecture body of stopwatch\_controller\_v1\_0 as follows:

led <= slv reg1(7 downto 0); LED output</pre> slv reg2 <= (C S00 AXI DATA WIDTH-1 downto 8 => '0') & switch; - Switch input slv reg3 <= (C S00 AXI DATA WIDTH-1 downto 5 => '0') & btn; 

Button input process(clk, ms count, timer) begin if (clk'event and clk='1') then if (ms count = C MS LIMIT-1) then stopwatch controller v1 0.vhd IP ms count <= (OTHERS => '0'); \*S00 AXI.vhd ssd.vhd slv reg0 timer  $\leq$  timer + 1;  $\leftarrow$  Timer input std [0...6] s slv reg0 (value) SSD else ssdcat ΑΧΙ Controller ms count <= ms count + 1;</pre> Interface slv reg1 led end if; s slv reg1 [0...7] slv reg2 end if; switch s slv reg2 [0...7] end process; slv reg3 btn s slv reg3 -- User logic ends [0...4] timer clk s slv reg4 Timer (ms) CENG3430 Lec07: Integration of ARM and FPGA

## **Design Specification**





## ssd\_controller.vhd




```
-- count 1 ms (generic: cat period) -- assign digit based on sel
                                      digit <= value (7 downto 4) when sel='1'
process (clk, count)
                                               else value (3 downto 0);
begin
                                     -- display digit on ssd
  if (clk'event and clk='1') then
    if (count = cat period-1) then
                                     process (clk, digit) begin
      count <= 0;
                                        if (clk'event and clk='1') then
      ms pulse <= '1';</pre>
                                          case digit is
                                            when x"0" =>
    else
                                                            ssd <= b"1111110";
                                                            ssd <= b"0110000";
                                            when x"1" =>
      count \leq count + 1;
                                            when x"2" =>
      ms pulse <= '0';</pre>
                                                            ssd <= b"1101101";
                                                            ssd <= b"1111001";
  end if;
                                            when x''' =>
end if;
                                            when x''4'' =>
                                                            ssd <= b"0110011";
                                            when x''5'' =>
                                                            ssd <= b"1011011";
end process;
-- negate sel every 1 ms
                                            when x"6" =>
                                                            ssd <= b"1011111";
                                            when x"7" =>
                                                            ssd <= b"1110000";
process(clk, sel, ms pulse)
                                            when x"8" =>
                                                            ssd <= b"11111111";
begin
                                                            ssd <= b"1110011";
  if (clk'event and clk='1') then
                                            when x''9'' =>
    if (ms pulse = '1') then
                                            when x"a" =>
                                                            ssd <= b"1110111";
      sel \overline{\leq} not sel:
                                            when x''b'' =>
                                                            ssd <= b"0011111";
                                                            ssd <= b"1001110";
                                            when x''c'' =>
    else
                                            when x"d" =>
                                                            ssd <= b"0111101";
     sel <= sel;
                                            when x"e" =>
                                                            ssd <= b"1001111";
    end if;
                                            when x"f" =>
                                                            ssd <= b"1000111";
  end if;
                                            when others \Rightarrow ssd \leq b"0000000";
end process;
-- output ssdcat
                                          end case;
                                                             ↑ SSD output
end if;
                                     end process;
CENG3430 Lec07: Integration of ARM and FPGA
                                                                             35
```

# **① IP Packager and IP Catalog**



- Vivado IP Packager enables developers to quickly prepare IP for integration in the Vivado IP Catalog.
- Once the IP is selected in a Vivado project, the IP is treated like any other IP module from the IP Catalog.




**IP Development Flow** 

**IP Use Flow** 

### **② IP Integration**




 Vivado IP Integrator provides a graphical "canvas" to configure IP blocks in an *automated* development flow.




# **Block Design for Stopwatch System**

- Vidado will help us to auto-connect the stopwatch and the ARM processor through AXI interface.



### **③ HDL Wrapper & ④ Generate Bitstream**

- Vivado can help to create a top-level HDL Wrapper.
  - This will automatically generate the VHDL code for the whole block design.
- With a constraint file, the Bitstream can be generated and downloaded into the targeted board.





CENG3430 Lec07: Integration of ARM and FPGA

### Outline




### Rapid Prototyping with Zynq

- Rapid Prototyping (I): Integration of ARM and FPGA
  - Case Study: Software Stopwatch
    - IP Block Design (Xilinx Vavido)
      - ① IP Block Creation & AXI Interfacing
      - ② IP Integration
      - ③ HDL Wrapper
      - ④ Generate Bitstream
    - ARM Programming (Xilinx SDK)
      - S ARM Programming
      - 6 Launch on Hardware

### **Design Specification**





CENG3430 Lec07: Integration of ARM and FPGA

# **⑤ ARM Programming**



- We need some header files: one for controlling the ZYNQ processor in general, and the other to bring in items specific to our stopwatch controller:
  - #include "xparameters.h"
  - #include "stopwatch\_controller.h"
- Then, we can make some simple names for the addresses of the registers in our IP block.
  - #define SW\_BASE XPAR\_STOPWATCH\_CONTROLLER\_0\_S00\_AXI\_BASEADDR
    #define SSD\_ADDR STOPWATCH\_CONTROLLER\_S00\_AXI\_SLV\_REG0\_OFFSET
- We are creating a bare metal software program.
  - There is *nothing but our program* running on the ARM.
  - Thus, our program should really never exit (How? By loop!).

# Key: Interfacing via Registers (1/3)



#### 

```
/* time */
timer_in = STOPWATCH_CONTROLLER_mReadReg(SW_BASE, TIMER_ADDR);
u32 time_display;
```

 $\cdots$   $\leftarrow$  User logic for determining the time to be displayed on LED and SSD

#### /\*\*\* FEEDBACK \*\*\*/ ← Like the states for FSMs

```
btn_in_prev = btn_in;
switch_in_prev = switch_in;
```

ĆENG3430 Lec07: Integration of ARM and FPGA

# Key: Interfacing via Registers (2/3)



#### /\* btn \*/

btn\_in = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, BTN\_ADDR);// Get new BTN
u32 btn\_rise = ~btn\_in\_prev & btn\_in;
if (btn\_rise & BTN\_C) stopped=(stopped==1?0:1); // Whether btn\_c is pressed?

			CDRUL			<b>C</b> DRUL
#define BTN_C 16		btn_in_prev	00000		btn_in_prev	<b>1</b> 0000
#define BTN_D 8			$\mathbf{+}$			$\mathbf{\Lambda}$
#define BTN R 4		~btn_in_prev	11111		~btn_in_prev	01111
#define BTN_U 2	&)	btn_in	<b>1</b> 0000	&)	btn_in	<b>1</b> 0000
#define BTN L 1						
_		btn_rise	<b>1</b> 0000		btn_rise	00000
		rising			not	rising

/\* switch \*/

switch\_in = STOPWATCH\_CONTROLLER\_mReadReg(SW\_BASE, SWITCH\_ADDR);//Get new SW
if (switch\_in != switch\_in\_prev) stopped = 1;//Whether switch(s) are changed?


 switch\_in\_prev
 0000
 0000

 compare)
 switch in
 0010
 0000

TRUE (otherwise: FALSE)

# Key: Interfacing via Registers (3/3)







### **© Launch on Hardware (GDB)**



- Finally, after the software stopwatch (.c) is ready, you can run it on ARM by Launch on Hardware (GDB).
  - GDB: GNU Debugger is the most popular debugger for UNIX systems to debug C and C++ programs.
- Vivado will help to automatically compile, link, and load your program.



## Design Flow of ARM-FPGA Integration



CENG3430 Lec07: Integration of ARM and FPGA

## Summary



- Rapid Prototyping with Zynq
- Rapid Prototyping (I): Integration of ARM and FPGA
  - Case Study: Software Stopwatch
    - IP Block Design (Xilinx Vavido)
      - ① IP Block Creation & AXI Interfacing
      - ② IP Integration
      - ③ HDL Wrapper
      - ④ Generate Bitstream
    - ARM Programming (Xilinx SDK)
      - S ARM Programming
      - 6 Launch on Hardware